EUROMAT 2017/ Symposia Structure/Area C

Title: Processes and Materials for Nanoelectronics		
Organizer	Institution	Contact email
Dimitris Tsoukalas	National Technical University of Athens, GR	dtsouk@central.ntua.gr
Marco Fanciulli	University of Milano- Bicocca, IT	marco.fanciulli@unimib.it
Alain Claverie	CEMES-CNRS Toulouse, FR	<u>claverie@cemes.fr</u>

Summary

Understanding, engineering and integrating novel functional materials are needed in order to allow further progress in low power scaled electronic devices and in the realization of circuits beyond the Von-Neumann architecture. These efforts are required to process the vast data produced from an increasing number of connected devices. This Symposium addresses the main challenges the materials science community is facing to fulfill these requirements. The main topics will be related to materials characterization and properties as well as their processing and integration into devices. It will include, but is not limited to, the following topics:

C.11

- Channel semiconductor materials: strained-Silicon, (stained-)Ge, SiGe alloys, GaN, III-V, 2-D materials
- Materials for non-volatile memory devices: PCM, Oxides;
- Ferroelectrics and insulating materials
- Magnetic materials for MTJ and related devices
- Emerging novel processes: growth, fabrication, doping, stress
- Advanced characterization techniques: composition, defects, dopants, stress
- Materials and processing related to architecture: planar (Silicon-On-Insulator) vs 3D (multi-gate, nanowires)
- Gate-stack materials for future switching devices
- Resistive RAM materials and devices
- Materials, processing, and characterization for TFET, SET, SAT
- Physical modelling of processes and devices

Selected papers will be published in Microelectronic Engineering journal following a peer review process

(https://www.journals.elsevier.com/microelectronic-engineering/)